

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/750,057	12/30/2003	Christopher J. Lake	42P17515	9107 .	
8791 7590 05/02/2007 BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD SEVENTH FLOOR			EXAMINER		
			LI, ZHUO H		
	S, CA 90025-1030		ART UNIT PAPER NUMBER		
	•		2185		
			MAIL DATE	DELIVERY MODE	
			05/02/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

•						
	Appli	cation No.	Applicant(s)			
		50,057	LAKE ET AL.			
Office Action Summar	Exam	iner	Art Unit			
	Zhuo	H. Li	2185			
The MAILING DATE of this con Period for Reply	munication appears or	n the cover sheet	with the correspondence ac	ddress		
A SHORTENED STATUTORY PERIOD WHICHEVER IS LONGER, FROM TI  - Extensions of time may be available under the proafter SIX (6) MONTHS from the mailing date of this  - If NO period for reply is specified above, the maxin  - Failure to reply within the set or extended period for Any reply received by the Office later than three mearned patent term adjustment. See 37 CFR 1.70	HE MAILING DATE OF visions of 37 CFR 1.136(a). In rescommunication. In the statutory period will apply a per reply will, by statute, cause the conths after the mailing date of the statute.	THIS COMMUN no event, however, may and will expire SIX (6) Mile application to become	NICATION. a reply be timely filed  ONTHS from the mailing date of this of ABANDONED (35 U.S.C. § 133).			
Status		٠	•			
<ol> <li>Responsive to communication(2a)  This action is FINAL.</li> <li>Since this application is in cond closed in accordance with the p</li> </ol>	2b)☐ This action ition for allowance exc	is non-final. cept for formal ma	•	e merits is		
Disposition of Claims						
4) ⊠ Claim(s) <u>1-32</u> is/are pending in 4a) Of the above claim(s)	_ is/are withdrawn from 30 is/are rejected. nd 32 is/are objected t	o.				
·· <u> </u>						
9) The specification is objected to 10) The drawing(s) filed on is Applicant may not request that any Replacement drawing sheet(s) incl 11) The oath or declaration is object	/are: a) accepted of objection to the drawing uding the correction is re	(s) be held in abey quired if the drawir	ance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 C			
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Rev 3) Information Disclosure Statement(s) (PTO/SE Paper No(s)/Mail Date	•	Paper No	v Summary (PTO-413) b(s)/Mail Date f Informal Patent Application 			

### DETAILED ACTION

## Response to Amendment

1. This Office action is in responds to the Amendment filed on 2/27/2007, claims 1-32 are pending in the application.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

3. Claims 1-2, 4, 17-18, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fischer et al. (US PAT. 6,078,402 hereinafter Fischer) in view of Mahmoud et al. (US PAT. 6,880,033 hereinafter Mahmoud).

Regarding claim 1, Fischer discloses a method comprising scanning an address space to locate a structure, i.e., determining what PCI device exit and the particular configuration requirements for a new plug-in device by the configuration address space located in the configuration address register (100, figure 2) in the PCI device (65, figure 2), determining a starting address location, i.e., base address, of the structure, and accessing a register located within the structure by adding a predetermined offset to the starting location of the structure (col. 4 line 24 through col.5 line 44). Fischer differs from the claimed invention in not specifically teaches scanning the address space to locate the structure comprising scanning for an identification register of a device whose value matches a predetermined value, wherein the identification register identifies a starting address location of the structure within the address space. However, Mahmoud discloses a method for controlling multiple peripheral devices comprising the step of scanning the address space to locate the structure comprising scanning for an identification information contained in configuration space address (read as identification register, col. 7 lines 1-11) whose value match a predetermined value (col. 8 lines 39-50 and col. 10 lines 50-58), wherein the identification register identifies a starting address of the structure within the address space (col. 11 lines 46-51), thereby management of peripheral devices may be optimized (col. 3 lines 61-62). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the bus interface device of Fischer in having a step of scanning the address space to locate the structure comprising scanning for an identification register of a device whose value matches a predetermined value, wherein the identification register identifies a starting address location of the structure within the address space, as per teaching of Mahmoud, because of optimizing management of peripheral devices.

Application/Control Number: 10/750,057

Art Unit: 2185

Regarding claims 2 and 4, Fischer discloses the method wherein scanning an address space includes scanning a PCI address space, and scanning an address space to locate a structure includes scanning an address space to locate a structure that is located within a configuration space of a device (col. 4 line 24 through col. 5 line 44).

Regarding claim 17, the limitations of the claim are rejected as the same reasons set forth in claim 1.

Regarding claims 18 and 20, the limitations of the claims are rejected as the same reasons set forth in claims 2 and 4.

4. Claims 3, 5-8, 11-14, 19, 21-24 and 27-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fischer et al. (US PAT. 6,078,402 hereinafter Fischer) and Mahmoud et al. (US PAT. 6,880,033 hereinafter Mahmoud) further in view of Bland et al. (US PAT. 5,623,697 hereinafter Bland).

Regarding claim 3, the combination of Fischer and Mahmoud differs from the claimed invention in not specifically teaches the step of scanning an address space includes scanning a PCI express address space. However, Bland teaches a bridge chip (34, figure 2) comprising peripheral component interconnect interface (46, figure 2) interfacing to PCI bus (30, figure 2), a direct memory access controller (50, figure 2) controlling memory accesses within system (10, figure 1), and programmable input/output register (52, figure 2), i.e., configuration address register, (col. 4 lines 36-61) wherein the direct memory access controller further comprising controllers (60 and 62) produce the memory address to the PCI bus (30) with corresponding registers, i.e., low page and high page register (col. 5 lines 20-43), wherein the direct memory

Application/Control Number: 10/750,057

Art Unit: 2185

access controller is capable to output to different memory location based on different bits memory addressing capacity, i.e., 8-bit mode or 16-bit mode (col. 7 lines 6-54). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the input/output interface of the combination of Fischer and Mahmoud in having a method step of scanning an address space includes scanning a PCI express address space, as per teaching by the bridge chip of Bland, because it provides a compatible cycle or a faster version by selecting the values to read out of the high or low page registers during data transfers, and ensures the correct channel information is routed to the address bus, which allows incrementing and decrementing across any address boundary (col. 3 lines 42-46 and col. 9 lines 4-8).

Regarding claims 5-8, the combination of Fischer and Mahmoud differs from the claimed invention in not specifically teaches the step of scanning an address space to locate a structure includes reading an 8-bit PCI capabilities pointer located inside a target device, and further determining whether the 8-bit capabilities pointer is a valid capabilities pointer, wherein the 8-bit capabilities pointer to read an 8-bit capabilities identification value, and further determining whether the read capabilities identification value matches a predetermined capabilities identification value. However, Bland teaches a bridge chip (34, figure 2) comprising peripheral component interconnect interface (46, figure 2) interfacing to PCI bus (30, figure 2), a direct memory access controller (50, figure 2) controlling memory accesses within system (10, figure 1), and programmable input/output register (52, figure 2), i.e., configuration address register, (col. 4 lines 36-61) wherein the direct memory access controller further comprising controllers (60 and 62) produce the memory address to the PCI bus (30) with corresponding registers, i.e.,

Art Unit: 2185

low page and high page register (col. 5 lines 20-43), wherein both high and low page register (82 and 84) are containing the base address, i.e., starting address, and the current addresses, a up/down counter 90 resided in the direct memory access controller counts for address bits when the system boot up, and the direct memory access controller transfer and drives address bit out onto the appropriate bus (col. 9 lines 9-54). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the input/output interface of the combination of Fischer and Mahmoud in having a method step of scanning an address space to locate a structure includes reading an 8-bit PCI capabilities pointer located inside a target device, and further determining whether the 8-bit capabilities pointer is a valid capabilities pointer, wherein the 8-bit capabilities pointer to read an 8-bit capabilities identification value, and further determining whether the read capabilities identification value matches a predetermined capabilities identification value, as per teaching by the by the bridge chip of Bland, because it provides a compatible cycle or a faster version by selecting the values to read out of the high or low page registers during data transfers, and ensures the correct channel information is routed to the address bus, which allows incrementing and decrementing across any address boundary (col. 3 lines 42-46 and col. 9 lines 4-8).

Regarding claims 11-14, the combination of Fischer and Mahmoud differs from the claimed invention in not specifically teaches scanning an address space to locate a structure includes reading a 12-bit PCI express capabilities pointer located inside a target device, further determining whether the 12-bit capabilities pointer is a valid capabilities pointer, and the 12-bit capabilities pointer is a valid capabilities identification value, and further determining whether the read capabilities identification value matches a

Art Unit: 2185

predetermined capabilities identification value. However, Bland teaches a bridge chip (34, figure 2) comprising peripheral component interconnect interface (46, figure 2) interfacing to PCI bus (30, figure 2), a direct memory access controller (50, figure 2) controlling memory accesses within system (10, figure 1), and programmable input/output register (52, figure 2), i.e., configuration address register, (col. 4 lines 36-61) wherein the direct memory access controller further comprising controllers (60 and 62) produce the memory address to the PCI bus (30) with corresponding registers, i.e., low page and high page register (col. 5 lines 20-43), wherein both high and low page register (82 and 84) are containing the base address, i.e., starting address, and the current addresses, a up/down counter 90 resided in the direct memory access controller counts for address bits when the system boot up, and the direct memory access controller transfer and drives address bit out onto the appropriate bus (col. 9 lines 9-54). In addition, the difference between Bland and the claims is the claims specifically recite the PCI bus is a 12-bit bus, however, having this sized of bus does not have a disclosed purpose nor is this size disclosed to overcome any deficiencies in the prior art. S such, the PCI bus may have been of any size, and since Bland discloses a 16-bit bus capacity (col. 9 line 66 through col. 10 line 20), the ordinary artisan would realize a possible bus size increase as the current technology would warrant. Accordingly, it would have been an obvious matter of design choice to utilize the system of Bland wherein the PCI bus is 12-bit, as disclosed supra, since applicant has not disclosed that a 12-bit PCI bys, as opposed to other sizes, overcomes a deficiency in the prior art or is for any stated purpose. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the input/output interface of the combination of Fischer and Mahmoud in having a method step of scanning an address space to locate a structure

Application/Control Number: 10/750,057 Page 8

Art Unit: 2185

includes reading a 12-bit PCI express capabilities pointer located inside a target device, further determining whether the 12-bit capabilities pointer is a valid capabilities pointer, and the 12-bit capabilities pointer is a valid capabilities pointer to read a 16-bit capabilities identification value, and further determining whether the read capabilities identification value matches a predetermined capabilities identification value, as per teaching by the by the bridge chip of Bland, because it provides a compatible cycle or a faster version by selecting the values to read out of the high or low page registers during data transfers, and ensures the correct channel information is routed to the address bus, which allows incrementing and decrementing across any address boundary (col. 3 lines 42-46 and col. 9 lines 4-8).

Regarding claim 19, the limitations of the claim are rejected as the same reasons set forth in claim 3.

Regarding claims 21-24, the limitations of the claims are rejected as the same reasons set forth in claims 5-8.

Regarding claims 27-30, the limitations of the claims are rejected as the same reasons set forth in claims 11-14.

## Allowable Subject Matter

5. Claims 9-10, 15-16, 25-26 and 31-32 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### Response to Arguments

Art Unit: 2185

6. Applicant's arguments with respect to claims 1-32 have been considered but are moot in view of the new ground(s) of rejection.

In addition, Examiner disagreed with Applicant's arguments on claims 17-24 and 27-30 on page 10 of the Remarks indicating that claim 17 stands rejected under 35 U.S.C. § 102 (b) as being anticipated by Fischer because claims 17-18 and 20 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 6,078,402 to Fischer et al. in view of U.S. Patent No. 5,590,402 to Shariff et al. in the previous Office action and claims 19, 21-24 and 27-30 stand rejected under 35 U.S.C. § 103 (a) as being unpatentable over U.S. Patent No. 6,078,402 to Fischer et al. in view of U.S. Patent No. 5,590,402 to Shariff et al., and further in view of U.S. Patent No. 5,623,697 to Bland et al. in the previous Office action (also see Remark page 7).

### Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Application/Control Number: 10/750,057

Art Unit: 2185

however, will the statutory period for reply expire later than SIX MONTHS from the date of this

final action.

8. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Zhuo H. Li whose telephone number is 571-272-4183. The

examiner can normally be reached on Tues - Fri 9:00am - 6:30pm and alternate Monday...

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Sanjiv Shah can be reached on 571-272-4098. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

9. Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Zhuo H. Li

Patent Examiner

Page 10

April 21, 2007

SANJIV SHAH :UPERVISORY PATENT EXAMINER -TECHNOLOGY CENTER 2100